Оценка качества псевдо-кольцевого тестирования устройств оперативной памяти

Abstract

The paper deals with the determination of the quality of pseudo-ring testing estimated by a simulation based on FPGA of pseudo-ring tests as well as single and multiple stack-at faults of memory devices. Is considered the transition from simulation based on the software tools to modeling based on the hardware ones.